Cavity-enhanced single photon emission from site-controlled In(Ga)As quantum dots fabricated using nanoimprint lithography Appl. Phys. Lett. 104, 213104 (2014) Trench-type InGaAs quantum-wire field effect transistor with negative differential conductance fabricated by hydrogen-assisted molecular beam epitaxy
Charging dynamics of a floating gate transistor with site-controlled quantum dots A quantum dot memory based on a GaAs/AlGaAs quantum wire with site-controlled InAs quantum dots was realized by means of molecular beam epitaxy and etching techniques. By sampling of different gate voltage sweeps for the determination of charging and discharging thresholds, it was found that discharging takes place at short time scales of ls, whereas several seconds of waiting times within a distinct negative gate voltage range were needed to charge the quantum dots. Such quantum dot structures have thus the potential to implement logic functions comprising charge and time dependent ingredients such as counting of signals or learning rules. V C 2014 AIP Publishing LLC.
[http://dx.doi.org/10.1063/1.4892355] Quantum dots (QDs) located in close vicinity of transistor channels can induce significant threshold voltage shifts, which depend on the number of QD localized charges, the capacitive coupling, and the electrochemical properties. [1] [2] [3] The floating gate function of QDs has been demonstrated in different material systems such as lithography defined 1 and self-assembled QDs 4-7 and down to the quantum limit of one electron. 1, 8, 9 Since self-assembled QDs are randomly distributed, charges on several QDs contribute to the threshold voltage shift. Thus, ensembles of QDs are typically not practical for the study of single electron properties. Therefore, an accurate control of the number of QDs and their relative distances to the gates is necessary.
Here, we report on the realization of a QD flash memory based on a modulation doped GaAs/AlGaAs heterostructure with site-controlled InAs QDs located in the center of a quantum wire. The central QD becomes charged at negative gate voltages. By sampling different gate voltage sweeps with variations in the minimum gate voltage and waiting time, the charge occupation number of the QDs can be controlled in a wide range. A maximal hysteresis width of 6.2 V is found. Time resolved measurements show QD charging times of several seconds.
A sketch of the device is shown in Fig. 1(a) . The QD floating gate transistor was grown by molecular beam epitaxy in two steps. Starting with an undoped GaAs substrate, 30 nm of undoped Al 0.2 Ga 0.8 As followed by 50 nm of n-doped Al 0.2 Ga 0.8 As were grown in the first growth process. On top of the heterostructure, a 10 nm thick and undoped GaAs layer was deposited. Afterwards, nanohole arrays were processed by electron beam lithography and soft dry chemical etching with a period of 300 nm and a hole diameter of around 100 nm. The depth of the nanoholes is around 50 nm. This results in a 40 nm thick Al 0.2 Ga 0.8 As layer between the nanohole and the two-dimensional electron gas (2DEG). The diameter of 100 nm was selected because of optimal fabrication parameters, e.g., e-beam lithography resolution and InAs quantum dot formation. In the second growth process, InAs was deposited on the structure, which leads to InAs QDs in the holes. 10 Finally, the InAs QDs were capped with GaAs. A detailed description of the growth technique is given in Refs. 2 and 11. The inset of Fig. 1(a) shows an electron microscope image conducted from a tilted angle of the structure right after the InAs growth. The sample was etched in such a way that the front cuts through a nanohole. The bright spot inside the nanohole corresponds to InAs. After the growth procedure, a Hallbar was realized by optical lithography, wet chemical etching, and alloying of Ni/AuGe/Ni/Au contacts. Finally, the QD floating gate transistor was defined by electron beam lithography in combination with a soft dry chemical etching technique. Dry chemical etching was performed to isolate the gate from the channel area via trenches with a depth of 150 nm.
An electron microscope image of the device together with the circuit diagram is shown in Fig. 1(b) . The device consists of a transport channel, four laterally defined side gates and site-controlled QDs above the channel. The gate voltage V g and the bias voltage V b were applied to the side gates and the top contact, respectively, with the bottom contact serving as common ground. The current was measured as voltage drop across a series resistor with R ¼ 10 kX. All measurements were conducted at 4.2 K in the dark. The channel width at the smallest constriction is around w % 210 nm. The position of the central site-controlled QD is highlighted by a yellow circle. In The current increases monotonically up to about V g % 4 V, at which an almost instantaneous jump of the current occurs. For the down-sweep, the current decreases slightly until it drops to zero when the gate voltage passes V td . A hysteresis between V td and V tu is evident with a hysteresis width of
86 V, the current is I h ¼ 0.5 lA in the down-sweep and I l ¼ 500 pA in the up-sweep. Thus, the onoff current ratio I h /I l is 1000. One can see when the minimum gate voltage is reduced to V gm ¼ À3.9 V, that the down-sweep trace remains almost unaltered with a similar value V td , while the up-sweep trace differs significantly. V tu shifts to higher gate voltages with
Experimentally determined dependencies of V td and V tu on V gm are shown in Fig. 2(a) . The measurements were conducted in the following way. V gm was first set to a constant value, e.g., À3.46 V. Then, the gate voltage was swept at a constant sweep rate of DV g /Dt ¼ 0.2 V/s from V gm to V g ¼ 4.5 V and back to V gm . V tu and V td were determined. Such measurements were repeated several times. Each data point in Fig. 2(a) represents the average value of forty closed gate voltage cycles. This procedure was performed for V gm from À3.46 to À4.50 V. As depicted in Fig. 2(a) , V tu increases from À2.8 to þ2.8 V when V gm is lowered but saturates below V gm % À4.2 V. In contrast V td remains constant and is independent of V gm .
The shift of the threshold voltage DV tu to higher values for a reduction of V gm is explained by the charging of the central QD with DV tu ¼ DQ/C eff . 1, 3, 9 The capacitance C eff describes the Coulomb coupling between the gate, the QD, and the channel for a given amount of QD localized charge Q ¼ nq. Here, q is the elementary charge and n is the number of electrons. Thus, the V tu (V gm ) curve shows that a reduction of V gm corresponds to an increased amount of electrons on the QD with Q / V gm . Interestingly, the charging process of the QD occurs when the quantum wire is depleted for gate voltages smaller than V td . We emphasize that the observed charging process at negative gate voltages is in contrast to the typical floating gate function of transistors with a top gate structure, in which charging is observed for positive gate voltages. 1, 12, 13 The negative charging voltages are attributed to the side-gate geometry. Here, the in-plane gates result in a more efficient shift of the electrostatic channel potential compared to the potential change of the floatinggate. Thus, at negative gate voltages, the electrostatic channel potential exceeds the one of the quantum dot so that the QD becomes charged.
Since V td is independent of V gm , the charge on the centered QD remains constant during the down-sweep. The instantaneous jump of the current at the gate voltage V g % 4 V (see Fig. 1(c) ) thus corresponds to a pronounced discharging of the QD. Time-resolved measurements show that the discharging process occurs in the ls range. Fig. 2(b) displays the width of the hysteresis V hy ¼ V tu À V td versus the minimum gate voltage V gm as obtained from the data depicted in Fig. 2(a) . Since V td is independent of V gm , V hy follows the threshold voltage V tu of the upsweep. The maximum hysteresis width is V th % 6.2 V for V gm smaller than À4.2 V and a maximal QD charge occupation Q max is reached. For V gm ¼ À3.46 V, the hysteresis still has a value of V hy % 0.6 V and the QD is partially charged even for V gm % V td . In contrast to the discharging, which results in the steep current increase, the charging of the QD occurs for a pinched-off channel. Thus, the charging time cannot be extracted directly from the I-V g characteristic. We interpret the time evolution of V hy in the following way. By setting V gm at t ¼ 0 s, the electrochemical potentials of the QD l q and the source contact l s differ with l s > l q . The electrochemical potentials then start to align by charging of the QD via electron tunneling from the source contact until l s ¼ l q . Fig. 3 thus resembles the time resolved charging of a capacitor and the time evolution of V hy for each V gm can be described by
where s is the charging or RC time constant given by the capacitance C and resistance R. V st is the saturation threshold voltage and V 0 considers dynamic effects of charging. The fit functions of the data from Fig. 3 with Eq. (1) lead to charging times of (5.3 6 0.8), (4.4 6 0.3), and (3.6 6 0.4) s for V gm ¼ À3.75, À3.70, and À3.60 V, respectively. Remarkably, s is in the order of a few seconds. s versus V gm is shown in the inset of Fig. 3 . One can estimate the tunneling resistance R by s ¼ RC. The capacitance C of the QD is approximated by a planar disk with diameter d ¼ 100 nm. With the dielectric constant of AlGaAs e r ¼ 12.
3 Â e 0 (e 0 is the vacuum permittivity) we obtain C ¼ 4e r d ¼ 43 aF. 16 The corresponding resistances R are 1.2, 1.0, and 0.8 Â 10 17 X for V gm ¼ À3.75, À3.70, and À3.60 V, respectively. According to our observations an increase of the QD diameter would lead to larger capacitances, which in turn increases the charging times. We associated the observed charging times s in the order of seconds with huge tunneling resistances. For clarity, Fig. 4 shows schemes of the device from the top (a) and conduction band profiles (b).
The top view image in Fig. 4 (a) depicts the depletion region for two minimum gate voltages V gm,1 and V gm,2 with V gm,1 > V gm,2 . The depletion length d l from the center of the QD to the contacts of the wire increases from d l,1 to d l,2 when the gate voltage is reduced from V gm,1 to V gm,2 . We assume that the voltage dependent barrier width can be described by d l ¼ aðV gm À V td Þ for V gm < V td and a < 0. We further assume that the charging can be explained by tunneling through a single barrier for which the tunneling resistance R is proportional to exp ð2d ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi 2m Ã DE p = hÞ, 14, 17 where d is the barrier thickness which equals ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
the effective mass, and h is the reduced Planck constant. DE is the energetic difference between the top of the barrier and the electron energy. Thus, with s ¼ RC, the charging time is proportional to exp ðbðV gm À V td ÞÞ. b accounts for the constants a, m*, h, and DE. This exponential dependence of s on the gate voltage is shown in the inset of Fig. 3 . In Fig. 4(b) , schemes of the conduction band along the growth direction are shown for the source region and the channel below the central QD. The QD becomes charged with electrons from the source contact up to the electrochemical potential l s . The electrochemical potential of the channel remains constant and thus no free electron states exist directly below the QD as the conduction band minimum is above l s . Thus, increasing the gate voltage results in free electron states in the channel and the QD becomes discharged at V g % 4 V. At this gate voltage, electrons can overcome the AlGaAs/GaAs barrier at the interface which reduces the tunneling barrier to about 20 nm, which leads to a significantly faster discharging process compared to the charging process. This is reflected in the steep current increase in Fig. 1(c) .
To summarize, we have fabricated and measured a QD floating gate transistor based on a modulation doped GaAs/ AlGaAs heterostructure with site-controlled InAs QDs. The central QD becomes charged at negative and discharged at positive gate voltages. We observed charging times in the order of several seconds when the gate voltage is in a critical range between À3.5 and À3.9 V. The presented single QD floating gate transistor may be used to realize low energy consuming memories or logic functions.
